| Tag: uhdm 2 packages with this tag | ||
| « Back to VersTracker | All Categories | All Tags | Related: systemverilog eda hardware-design parser verilog hardware vlsi | ||
| Package | Description | Version |
|---|---|---|
| surelog ☆ formula | SystemVerilog Pre-processor, parser, elaborator, UHDM compiler | 1.86 |
| uhdm ☆ formula | Universal Hardware Data Model, modeling of the SystemVerilog Object Model | 1.86 |